CPU（中央處理器）
Central Processing Unit. The part of a processor that executes instructions.
中央處理器。處理器中執(zhí)行指令的那一部分。

Compiler（編譯器）
A software development tool that translates high-level language programs into the machine-language instructions that a particular processor can understand and execute. 
把高級(jí)編程語(yǔ)言程序轉(zhuǎn)換到只有特定的處理器能了解和執(zhí)行的機(jī)器指令的一種軟件開發(fā)包。

context （上下文）
The current state of the processor"s registers and flags.
處理器當(dāng)前的狀態(tài)和標(biāo)志。

context switch（上下文切換）
The process of switching from one task to another in a multitasking operating system. A context switch involves saving the context of the running task and restoring the previously-saved context of the other. The piece of code that does this is necessarily processor-specific.
在多任務(wù)操作系統(tǒng)中我一個(gè)任務(wù)切換到另一個(gè)的過(guò)程。上下文切換包括保存正在運(yùn)行的任務(wù)的上下文和恢復(fù)早先保存的另一個(gè)任務(wù)的上下文。做這個(gè)工作的一段代碼必須具有處理器特權(quán)。

counting semaphore（計(jì)數(shù)信號(hào)）
A type of semaphore that is used to track multiple resources of the same type. An attempt to take a counting semaphore is blocked only if all of the available resources are in use. Contrast with binary semaphore.
一種用來(lái)跟蹤多個(gè)相同類型資源的信號(hào)燈。僅僅在所有可用的資源都被用完了時(shí)才阻塞。相對(duì)二元信號(hào)而言。

critical section（臨界段）
A block of code that must be executed in sequence and without interruption to guarantee correct operation of the software. See also race condition. 
一段必須按次序執(zhí)行的代碼，并且不能被中斷，否則不能保證軟件正確地操作。參照：競(jìng)爭(zhēng)狀況。

cross-compiler（交叉編譯器）
 A compiler that runs on a different platform than the one for which it produces object code. A cross-compiler runs on a host computer and produces object code for the target.
一個(gè)運(yùn)行在不同的平臺(tái)上的編譯器，其中之一能產(chǎn)生目標(biāo)代碼。交叉編譯器在主機(jī)上運(yùn)行并且產(chǎn)生目標(biāo)機(jī)的目標(biāo)代碼。

D
DMA（直接內(nèi)存訪問(wèn)）
Direct Memory Access. A technique for transferring data directly between two peripherals (usually memory and an I/O device) with only minimal intervention by the processor. DMA transfers are managed by a third peripheral called a DMA controller. 
直接內(nèi)存訪問(wèn)。一種直接在兩個(gè)外設(shè)（通常是內(nèi)存和I/O設(shè)備）之間進(jìn)行數(shù)據(jù)傳輸?shù)募夹g(shù)，它只要處理器最少的介入。DMA傳輸由叫DMA控制器的第三方外設(shè)進(jìn)行管理。

DRAM（動(dòng)態(tài)隨機(jī)訪問(wèn)存儲(chǔ)器）
Dynamic Random-Access Memory. A type of RAM that maintains its contents only as long as the data stored in the device is refreshed at regular intervals. The refresh cycles are usually performed by a peripheral called a DRAM controller.
動(dòng)態(tài)隨機(jī)訪問(wèn)存儲(chǔ)器。一種RAM，存儲(chǔ)在其設(shè)備中的數(shù)據(jù)被定期刷新時(shí)才能保存它的內(nèi)容。刷新周期一般由一個(gè)叫DRAM控制器的外設(shè)完成。

Data bus（數(shù)據(jù)總線）
A set of electrical lines connected to the processor and all of the peripherals with which it communicates. When the processor wants to read (write) the contents of a memory location or register within a particular peripheral, it sets the address bus pins appropriately and receives (transmits) the contents on the data bus. 
連接處理器與所有外設(shè)進(jìn)行通訊的電子線路集。當(dāng)一個(gè)處理器想去寫（讀）某一特定外設(shè)中的存儲(chǔ)器地址或寄存器中的內(nèi)容時(shí)，處理器設(shè)置地址總線并在數(shù)據(jù)總線上接收（傳輸）內(nèi)容。

Deadline（死線）<<容~源~電~子~網(wǎng)~版權(quán)聲明：本站內(nèi)容部分來(lái)源于網(wǎng)絡(luò)，如侵犯到你的權(quán)利請(qǐng)及時(shí)與我們聯(lián)系更正，聯(lián)系QQ:316520686。